UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/757,851	01/16/2004	Craig Hansen	43876-162	5073
20277 7590 05/09/2008 MCDERMOTT WILL & EMERY LLP 600 13TH STREET, N.W. WASHINGTON, DC 20005-3096		EXAM	IINER	
		COLEMA	AN, ERIC	
			ART UNIT	PAPER NUMBER
			2183	
			MAIL DATE	DELIVERY MODE
			05/09/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)	
Office Action Commence	10/757,851	HANSEN ET AL.	
Office Action Summary	Examiner	Art Unit	
	Eric Coleman	2183	
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address	
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).			
Status			
1) Responsive to communication(s) filed on 19 Fe	hruary 2008		
· <u> </u>	action is non-final.		
3) Since this application is in condition for allowar		secution as to the merits is	
closed in accordance with the practice under E			
dicocca in accordance with the practice and in	x parte gadyle, 1000 0.D. 11, 10	0.0.210.	
Disposition of Claims			
 4) ☐ Claim(s) 1-22 and 33-52 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-22 and 33-52 is/are rejected. 7) ☐ Claim(s) is/are objected to. 			
8) Claim(s) are subject to restriction and/or	election requirement.		
Application Papers			
 9) The specification is objected to by the Examiner. 10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152. 			
Priority under 35 U.S.C. § 119			
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 			
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date 2/19/08,2/28/08.	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal Pa 6) Other:	te	

DETAILED ACTION

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claim 16 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. The scope of meaning of claim 16 is unclear because claim 16 does not end in a period.

Double Patenting

The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory obviousness-type double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., *In re Berg*, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent either is shown to be commonly owned with this application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement.

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

Art Unit: 2183

Claims 1-22, 33-52 are provisionally rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claims 1-22 of copending Application No. 10/757836. Although the conflicting claims are not identical, they are not patentably distinct from each other because the features in the claims of instant application are included in the claims of patent No. 10/757836 as shown side by side below..

This is a <u>provisional</u> obviousness-type double patenting rejection because the conflicting claims have not in fact been patented.

Instant application	Application SN 10/757836
A method for processing data in a	12.A data processing system comprising
programmable processor, the method	(a) a bus coupling components in the data
comprising: decoding and executing	processing system; (b) an external
instructions that instruct a computer	memory coupled to the bus; (c) a
system to perform operations	programmable microprocessor coupled to
	the bus and capable of operation
	independent of another host processor,
	the microprocessor comprising: a virtual
	memory addressing unit; an instruction
	and data path; an external interface
	operable to receive data from an external
	source and communicate the received

Art Unit: 2183

Instant application Application SN 10/757836 data over the data path; cache operable to retain data communicated between the external interface and the data path; at least one register file configurable to receive and store data from the data path and to communicate the stored data to the data path; and at least some of the instructions including 39operating on first and second registers partitioned A group floating point instruction into a plurality of floating point operands, the floating point operands having a defined precision and the defined precision being dynamically variable, having a defined result precision which is equal to the defined precision of at least some of the instructions including the operands; at least some group floatinga group floating-point instructions each point instruction being a group floating operating on first and second registers point multiply and add instruction, further partitioned into a plurality of floating point operating on a third register partitioned operands, the floating point operands into a plurality of floating point operands, having a defined precision and the defined the execution unit operable to multiply the.

Instant application Application SN 10/757836 precision being dynamically variable, plurality of floating point operands in the having a defined result precision which is first and second registers and add the equal to the defined precision of the plurality of floating point operands in the operands; at least one group floating point third register each producing a floating instruction group floating-point multiplypoint value to provide a plurality values add instruction, further operating on a third capable of being represented by the partitioned into a plurality of floating-point defined result precision, and a operands, operable to multiply the concatenated result having a plurality of plurality of floating point operands in the partitioned fields for receiving the plurality first and second registers and add the of floating point values. plurality of floating point operands in the third register, each producing a floating point value to provide a plurality of floating point values, each of the floating point values capable of being represented by the defined result precision, and a catenated result having a plurality of partitioned fields for the plurality of floating point values.

Art Unit: 2183

Instant application

2. The method of claim 1, wherein at least one group floating-point instruction being a member of the collection consisting of group floating point subtract, group floating point multiply, operable to perform subtract add, or multiply respectively on the plurality of floating point operands in the first and second registers to provide a plurality of floating point values, each of the floating point values capable of being represented by the defined result precision , and a catenated result having a plurality of partitioned fields for the plurality of floating point values; and at least one group floating point instruction being a member of the collection consisting of group floating-point set less, and group floating-point set greater of equal, operable to perform a set-less or setgreater-or equal operation, respectively, on the plurality of floating point operands

Application SN 10/757836

13. The system of claim 12, at least some of group floating-point instruction being at least one member of the collection consisting of group floating point subtract, group floating point add, and group floating point multiply, operable to perform subtract, add, and multiply respectively on the plurality of floating point operands in the first and second registers, each producing a floating point value to provide a plurality of floating point values, each of the floating point values capable of being represented by the defined result precision, and a catenated result having a plurality of partitioned fields for receiving the plurality of floating point values; and at least some group floating point instruction being at least one member of the collection consisting of group floating point set less, and group floating point set greater or equal, operable to perform a

Instant application

in the first and second registers to provide
a plurality of values, each of the values
capable of being represented by the
defined result precision, and a catenated
result having a plurality of partitioned
fields for the plurality of values, wherein
the value is zero if the operation produces
a false result, at least one of the
instructions comprising performing data
manipulations on multiple operands stored
in partitioned fields of registers wherein the
data manipulations comprise copying or
rearranging operands.

Application No. 10/757836

set-less and set greater or equal operation, respectively on the plurality of floating point operands in the first and second registers, each producing a value to provide a plurality of values each of the values capable of being represented by the defined result precision, and catenated result having a plurality of partitioned fields for receiving the plurality of values, wherein the value is zero if the operation produces a false result, and wherein the value is an identity value if the operation produces a true result; and at least some of the instructions comprising performing data manipulations on multiple operands stored in partitioned fields wherein the data manipulations copying and rearranging operands.

Page 8

Instant application	Application SN 10/757836
3. The method of claim 2, wherein the zero	14, the system of claim 13, wherein the
	-
value and the identity value are values that	zero value and the identity value are
construct a bit mask operable to select	values that construct a bit mask operable
between alternate expressions using a	to select between alternate expressions
bitwise Boolean operation.	using a bitwise Boolean operation.
4. The method of claim 1 wherein the	15.The system of claim 12, wherein the
concatenated result has a width of 128	result has a width of 128 bits.
bits.	
5. The method of claim 1 wherein the	16. The system of claim 12, wherein the
concatenated result is provided to a	catenated result is provided to a register
register.	
6. the method of claim 1 wherein the	17. The system of claim 12, wherein the
defined precision is 16 bits.	defined precision is 16 bits.
7. The method of claim 1, wherein the	18, The system of claim 12, wherein the
defined precision is a format comprising a	defined precision is a format comprising
one sign bit, five exponent bits and ten	one sign bit, five exponent bits and ten
significand bits.	significant bits.
8. the method of claim 1, wherein the	19. The system of claim12 wherein the
defined precision is 32 bits.	defined precision is 32 bits.

Instant application	Application SN 10/757836
9. The method of claim 1, wherein the	20. The system of claim 12, wherein the
precision of the group floating point	precision of the group floating point
instructions is a format comprising one	instructions is a format one sign bit, eight
sign bit, eight exponent bits and 23	exponent bits and 23 significand bits.
significand bits.	
10. The method of claim 1, wherein the	21. The system of claim 12 wherein the
defined precision is 64 bits.	defined precision is 64 bits.
11. The method of claim 1, wherein the	22. The system of claim 12, wherein the
precision of the group floating point	precision of the group floating point
instructions is a format comprising one	instructions is a format comprising one
sign bit, eleven exponent bits, and 52	sign bit , eleven exponent bits and 52
significand bits	significant bits.
12. A computer readable storage medium	12.A data processing system comprising
having stored therein a plurality of	(a) a bus coupling components in the data
instructions that cause a computer	processing system; (b) an external
processor to perform data operations:	memory coupled to the bus; (c) a
	programmable microprocessor coupled to
	the bus and capable of operation
	independent of another host processor,
	the microprocessor comprising: a virtual

Instant application	Application SN 10/757836
	memory addressing unit ; an instruction
	and data path; an external interface
	operable to receive data from an external
	source and communicate the received
	data over the data path; cache operable to
	retain data communicated between the
	external interface and the data path; at
	least one register file configurable to
	receive and store data from the data path
	and to communicate the stored data to the
	data path; and at least some of the
	instructions including
	operating on first and second registers
at least some of the instructions including	partitioned A group floating point
group floating-point instructions each	instruction into a plurality of floating point
operating on first and second registers	operands, the floating point operands
partitioned into a plurality of floating point	having a defined precision and the
operands, the floating point operands	defined precision being dynamically
having a defined precision and the defined	variable, having a defined result precision
precision being dynamically variable,	which is equal to the defined precision of
having a defined result precision which is	the operands; at least some group floating-

Art Unit: 2183

Instant Application equal to the defined precision of the operands; the group floating point instruction including a group floating-point multiply-add instruction, further operating on a third partitioned into a plurality of floating-point operands, The group floating point multiply-and-add instruction operable to multiply the plurality of floating point operands in the first and second registers and add the plurality of floating point operands in the third register, each producing a floating point value to provide a plurality of floating point values, each of the floating point values capable of being represented by the defined result precision, and a catenated result having a plurality of partitioned fields for the plurality of floating point values.

Application SN 10/757836

point instruction being a group floating point multiply and add instruction, further operating on a third register partitioned into a plurality of floating point operands, the execution unit operable to multiply the plurality of floating point operands in the first and second registers and add the plurality of floating point operands in the third register each producing a floating point value to provide a plurality values capable of being represented by the defined result precision, and a concatenated result having a plurality of partitioned fields for receiving the plurality of floating point values.

Art Unit: 2183

Instant application

13. The computer-readable storage medium of claim 12, at least one group floating-point instruction being a member of the collection consisting of group floating point subtract, group floating point and add group floating point multiply, operable to perform subtract, add, or multiply respectively on the plurality of floating point operands in the first and second registers to provide a plurality of floating point values, each of the floating point values capable of being represented by the defined result precision, and a catenated result having a plurality of partitioned fields for the plurality of floating point values; and at least one group floating point instruction being a member of the collection consisting of group floating-point set less, and group floatingpoint set greater of equal, operable to

Application SN 10/757836

13. The system of claim 12, at least some of group floating-point instruction being at least one member of the collection consisting of group floating point subtract, group floating point add, and group floating point multiply, operable to perform subtract, add, and multiply respectively on the plurality of floating point operands in the first and second registers, each producing a floating point value to provide a plurality of floating point values, each of the floating point values capable of being represented by the defined result precision, and a catenated result having a plurality of partitioned fields for receiving the plurality of floating point values; and at least some group floating point instruction being at least one member of the collection consisting of group floating point set less, and group floating point set greater or equal, operable to perform a

Instant application Application SN 10/757836 perform a set-less or set-greater-or equal set-less and set greater or equal operation, respectively, on the plurality of operation, respectively on the plurality of floating point operands in the first and floating point operands in the first and second registers to provide a plurality of second registers, each producing a value values, each of the values capable of to provide a plurality of values each of the being represented by the defined result values capable of being represented by precision, and a catenated result having a the defined result precision, and catenated plurality of partitioned fields for the result having a plurality of partitioned fields for receiving the plurality of values, plurality of values, wherein the value is zero if the operation produces a false wherein the value is zero if the operation result, at least one of the instructions produces a false result, and wherein the comprising performing data manipulations value is an identity value if the operation on multiple operands stored in partitioned produces a true result; and at least some fields of registers wherein the data of the instructions comprising performing manipulations comprise copying or data manipulations on multiple operands rearranging operands. stored in partitioned fields wherein the data manipulations copying and rearranging operands.

Instant application	SN 10/757836
14. The computer-readable storage	14. the system of claim 13, wherein the
medium of claim 13, wherein the zero	zero value and the identity value are
value are values that construct a bit mask	values that construct a bit mask operable
operable to select alternate expressions	to select between alternate expressions
using bitwise width of 128 bits.	using a bitwise Boolean operation
15, the computer readable storage of claim	15.The system of claim 12, wherein the
12, wherein the concatenated result has a	catenated result has a width of 128 bits.
width of 128 bits.	
16. The computer readable storage of	16. The system of claim 12, wherein the
claim 12, wherein the concatenated result	catenated result is provided to a register
is provided to a register	
17. The computer readable storage of	17. The system of claim 12, wherein the
claim 12, wherein the defined precision is	defined precision is 16 bits.
16 bits.	
18, The computer readable storage of	18, The system of claim 12, wherein the
claim 12, wherein the defined precision is	defined precision is a format comprising
a format is a format comprising one sign	one sign bit, five exponent bits and ten
bit, five exponent and ten significant bits.	significant bits.
19. The computer readable storage of	19. The system of claim12 wherein the
claim 12, wherein the defined precision is	defined precision is 32 bits.
32 bits.	

Instant Application	Application SN 10/757836
20. The computer readable storage of	20. The system of claim 12, wherein the
claim 12, wherein the precision of the	precision of the group floating point
group floating-point instructions is a	instructions is a format one sign bit, eight
format comprising one sign bit, eight	exponent bits and 23 significand bits.
exponent bits and 23 signficant bits.	
21, The computer readable storage of	21. The system of claim 12 wherein the
claim 12, wherein the defined precision is	defined precision is 64 bits.
64 bits.	
22. The computer readable storage of	22. The system of claim 12, wherein the
claim 12, wherein the precision of the	precision of the group floating point
group floating point instructions is a	instructions is a format comprising one
format comprising one sign bit eleven	sign bit , eleven exponent bits and 52
exponent bits and 52, significand bit.	significant bits.
33. A method for performing data	12.A data processing system comprising
operations in a programmable processor	(a) a bus coupling components in the data
comprising: executing a plurality of	processing system; (b) an external
instructions each of which (i) operates on	memory coupled to the bus; (c) a
data stored in a first, a second and a third	programmable microprocessor coupled to
register, the data in the first register	the bus and capable of operation
comprising a first plurality of equal-sized	independent of another host processor,
data elements, the data in the second	the microprocessor comprising: a virtual

Art Unit: 2183

register comprising a second plurality of equal-sized data elements (ii) multiplies each data element in the first register with a corresponding data element in the second register to produce a plurality of products, and (iii) adds each product in the plurality of products to a corresponding data element in the third register to produce a plurality of sums, and (iv) provides the plurality of sums as a catenated result;

Wherein the plurality of instructions includes a floating point instruction that operates on floating point data elements stored in the first, second and third registers.

Application SN 10/757836

memory addressing unit; an instruction and data path; an external interface operable to receive data from an external source and communicate the received data over the data path; cache operable to retain data communicated between the external interface and the data path; at least one register file configurable to receive and store data from the data path and to communicate the stored data to the data path; and at least some of the instructions including operating on first and second registers partitioned A group floating point instruction into a plurality of floating point operands, the floating point operands having a defined precision and the defined precision being dynamically variable, having a defined result precision which is equal to the defined precision of the operands; at least some group floating-

Art Unit: 2183

point instruction being a group floating point multiply and add instruction, further operating on a third register partitioned into a plurality of floating point operands, the execution unit operable to multiply the plurality of floating point operands in the first and second registers and add the plurality of floating point operands in the third register each producing a floating point value to provide a plurality values capable of being represented by the defined result precision, and a concatenated result having a plurality of partitioned fields for receiving the plurality of floating point values. 34. The method of claim 33 wherein each of the plurality of instructions includes a field that indicates the size of each of the first plurality and second plurality of data elements.

Instant application	Application SN 10/757836
35. The method of claim 33. wherein the	16. The system of claim 12, wherein the
catenated result is returned to a fourth	catenated result is provided to a register
register.	
36. The method of claim 33, wherein the	
floating point instruction, each of the first	
plurality and second plurality of equal-	
sized data elements is a floating point	
value that is n-bits wide and each of the	
third plurality of equal-sized data elements	
is a floating-point value that is n bits wide.	
37. the method of claim 36, wherein the	19. The system of claim12 wherein the
floating point instruction, multiplies of 32-	defined precision is 32 bits.
bit floating-point data and adds data	
elements of 32-bit floating-point data.	
38. The method of claim 33, wherein the	
plurality of instructions includes an integer	
instruction that operates on integer data	
elements stored in the first, second and	
third registers.	
bit floating-point data and adds data elements of 32-bit floating-point data. 38. The method of claim 33, wherein the plurality of instructions includes an integer instruction that operates on integer data elements stored in the first, second and	defined precision is 32 bits.

Instant application	Application SN 10/757836
39. The method of claim 38, wherein for	
the integer instruction, each of the first	
plurality and second plurality of equal-	
sized data element is an integer value that	
is n bits wide, each of the third plurality of	
equal sized data elements is an integer	
value that is 2*n bits wide.	
40. The method of claim 39, wherein the	17. The system of claim 12, wherein the
integer instruction multiplies data elements	defined precision is 16 bits.
of 8-bit integer data and adds data	
elements of 16 bit integer data.	
41. The method of claim 39, wherein the	19. The system of claim12 wherein the
integer instruction multiplies data elements	defined precision is 32 bits.
16-bits data and adds data elements of 32-	
bit integer data.	
42. The method of claim 39, whereiin the	19. The system of claim12 wherein the
integer instruction multiplies data elements	defined precision is 32 bits.
of 32-bit integer data and adds data	
elements of 64-bit integer data.	

Art Unit: 2183

Instant application

43. A computer-readable storage medium having stored therein instructions that cause a computer processor to perform operations on data stored in registers in the computer processor, the instructions comprising:

A plurality of instructions each of which (i) operates on data stored in a first, a second and a third register, the data in the first register comprising a first plurality of equal-sized data elements, the data in the second register comprising a second plurality of equal-sized data elements, the data in the third register comprising a second plurality of equal sized data elements (ii) multiplies each data element in the first register with a corresponding data element in the second register to produce a plurality of products, and (iii) adds each product in the plurality of products to a corresponding data element

Application SN 10/757836

12.A data processing system comprising (a) a bus coupling components in the data processing system; (b) an external memory coupled to the bus; (c) a programmable microprocessor coupled to the bus and capable of operation independent of another host processor, the microprocessor comprising: a virtual memory addressing unit; an instruction and data path; an external interface operable to receive data from an external source and communicate the received data over the data path; cache operable to retain data communicated between the external interface and the data path; at least one register file configurable to receive and store data from the data path and to communicate the stored data to the data path; and at least some of the instructions including operating on first and second registers

Instant application

in the third register to produce a plurality of sums, and (iv) provides the plurality of sums as a catenated result;

Wherein the plurality of instructions includes a floating point instruction that operates on floating point data elements stored in the first, second and third registers.

Application SN 10/757836

partitioned A group floating point instruction into a plurality of floating point operands, the floating point operands having a defined precision and the defined precision being dynamically variable, having a defined result precision which is equal to the defined precision of the operands; at least some group floatingpoint instruction being a group floating point multiply and add instruction, further operating on a third register partitioned into a plurality of floating point operands, the execution unit operable to multiply the plurality of floating point operands in the first and second registers and add the plurality of floating point operands in the third register each producing a floating point value to provide a plurality values capable of being represented by the defined result precision, and a concatenated result having a plurality of

Instant Application	Application SN 10/757836
	partitioned fields for receiving the plurality
	of floating point values
44. The computer readable storage	
medium of claim 43, wherein each of the	
plurality of instructions includes a field that	
indicates the size of each of the first	
plurality and second plurality of data	
elements.	
45. The computer-readable storage	16. The system of claim 12, wherein the
medium of claim 43, wherein the	catenated result is provided to a register
catenated result is returned to a fourth	
register.	
46 The computer-readable storage	
medium of claim 43 wherein the floating	
point instruction, each of the first plurality	
and second plurality of equal-sized data	
elements is a floating point value that is n	
bits wide and each of the third plurality of	
equal sized data elements is also floating-	
point value that is n bits wide.	
and second plurality of equal-sized data elements is a floating point value that is n bits wide and each of the third plurality of equal sized data elements is also floating-	

Instant Application	Application SN 10/757836
47 The computer-readable storage	19. The system of claim12 wherein the
medium of claim 46, wherein the floating	defined precision is 32 bits.
pint instruction multiplies data elements of	
32-bit floating point data and adds data	
elements of 32-bit floating point data.	
48. The computer-readable storage	
medium of claim 43 wherein the plurality of	
instructions includes an integer instruction	
that operates on integer data elements	
stored in the first second third registers.	
49 The computer-readable storage	
medium of claim 48, wherein for the	
integer instruction, each of the first plurality	
of second plurality of equal-sized data	
elements is an integer value that is n bits	
wide, and each of the third plurality of	
equal-sized data elements is an integer	
value that is 2*n bits wide.	

Art Unit: 2183

Instant application	Application SN 10/757836
50 The computer-readable storage	17. The system of claim 12, wherein the
medium of claim 49, wherein the integer	defined precision is 16 bits.
instruction multiplies data elements of 8-	
bit integer data and adds data elements of	
16-bit integer data.	
51 The computer-readable storage	19. The system of claim12 wherein the
medium of claim 49, wherein the integer	defined precision is 32 bits.
instruction multiplies data elements of 16-	17. The system of claim 12, wherein the
bit integer data and adds data elements of	defined precision is 16 bits.
32-bit integer data.	
52. The computer-readable storage	19. The system of claim12 wherein the
medium of claim 49, wherein the integer	defined precision is 32 bits.
instruction multiplies data elements of 32-	21. The system of claim 12 wherein the
bit integer data and adds data elements of	defined precision is 64 bits.
64-bit integer data.	

As can be seen by the side by side showing of the claims in the instant application and the corresponding claims 12-22 in SN 10/757836 both set of claims are directed toward the same invention even though the claims are not identical (note claims 1-11 of Patent 10/757836 have similar features of claims

Art Unit: 2183

12-22 and correspondingly provide the features of claims 12-22). As to the limitation of the instruction including a size field, since the instruction performed operations where the claimed precision (see claim 12 of SN 10757836) was dynamically variable it would have been obvious to one of ordinary skill that a precision would have to have been provided for the operations and placing a size field within an instruction would have been within the level of skill in of one of ordinary skill in art. Also SN 10/757836 claims operations on floating point data. Since it was well known in the for processors capable of performing floating point operations also being capable of performing integer operations then one of ordinary skill would have been motivated to provide capability of the system that performed the group floating point operation to also perform the group operations on integer data. This would have provided the system with more flexibility as to the type of data operated on. Also the partitioning of the registers for storing operand data that was used in arithmetic operation would have required the same precision for the plural data that was used in the arithmetic operation and therefore the data stored in the registers would have been equal sized in at least one implementation of the claims of SN 10/757836.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Eric Coleman whose telephone number is (571) 272-4163. The examiner can normally be reached on Monday-Thursday.

Art Unit: 2183

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

EC

/Eric Coleman/ Primary Examiner, Art Unit 2183